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Abstract—This paper describes a new analog-to-digital con-
verter based on the traditional dual-slope ADC operation. With
a small modiﬁcation to the discharging phase of the dual-slope
ADC, ﬁrst-order quantization noise shaping is achieved. This
quantizer is used in a second-order loop ﬁlter and results in
an overall third-order quantization noise shaping. To remove
the need for any extra active element, this quantizer is merged
with the active adder. In this fashion, the multi-bit ﬂash ADC is
removed and hence the loading of the active-adder is reduced to
a single continuous-time comparator. Furthermore, to alleviate
the speed of the counting-clock and the common-mode biasing
accuracy requirements, a bi-directional discharging scheme is
proposed. As a proof of concept, the second-order loop ﬁlter
with the proposed quantizer is fabricated in a 0.18m CMOS
technology and achieves over 78dB SNDR with an oversampling
ratio of 24 and 50MHz sampling speed. The power consumption
is 2.9mW from a 1.5V power supply.
Index Terms—Analog-to-digital conversion, time-based quanti-
zation, CMOS analog integrated circuits, delta-sigma modulation,
switched-capacitor circuits.
I. INTRODUCTION
Rapid demands for higher speed wired and wireless com-
munications has increased the need to develop low-power
high-resolution analog-to-digital converters (ADCs). Among
different ADC structures, delta-sigma modulators (DSMs) are
suitable for high-resolution low-to-medium bandwidth appli-
cations. Delta-sigma modulators use both oversampling and
noise-shaping to enhance their signal-to-quantization noise
ratio (SQNR). The noise-shaping is achieved by a low-pass
continuous-time (CT) or discrete-time (DT) loop ﬁlter con-
sisting of several integrators. The output of these integrators
are then fed to a multi-bit quantizer which is typically a
ﬂash ADC. The output of the ﬂash ADC is then subtracted
from the input of the modulator, forming a negative feedback
which stabilizes the loop. However, as the order of the loop
ﬁlter and hence the noise-shaping is increased, the power
of the quantization noise will increase and will saturate the
loop. To enhance the stability and the overall performance,
a larger number of back-end quantization levels in the ﬂash
ADC is often necessary. This brings the tradeoff between the
power consumption and the overall performance: increasing
the number of the quantization levels in the ﬂash ADC will not
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only increase the power consumption of the ﬂash ADC itself,
but also imposes larger capacitive loading on the outputs of
the loop ﬁlter elements (integrators).
Several methods have been proposed to effectively replace
the ﬂash ADC quantizer in a delta-sigma loop. The voltage-
controlled oscillator (VCO) based quantizer is a suitable can-
didate and is able to achieve high-speed and a large number of
quantization levels by using time/frequency as the medium [1].
This structure also increases the order of the noise-shaping by
one. The drawbacks of the VCO based quantization technique
are the inherent nonlinearity of the VCO and the process
and temperature variation effects on the nominal oscillation
frequency. The former results in performance degradation in
terms of signal-to-noise plus distortion ratio (SNDR) while the
latter may result in gain variations in the quantizer and stability
concerns. To alleviate the nonlinearity, a phase quantization
technique is proposed to effectively differentiate the input of
the quantizer and minimize the input signal component [2].
An alternative approach is to convert the voltage outputs
of the loop ﬁlter to a time pulse and quantize it using a
stream of delayed pulses [3]. This efﬁcient approach also
removes the need for a ﬂash ADC, but it does not provide
an extra order of noise shaping. The concept of storing the
residue voltage in the quantizer and subtracting it from the next
sample is analyzed in [4] [5] for continuous time modulators
and [6] for stand-alone switched-capacitors modulators. These
techniques will also provide the quantization noise of the
current sample as a voltage signal, making them suitable for
multi-stage noise-shaping (MASH) architectures [7] and noise-
coupled modulators [8]. However, in all of these structures, a
uni-directional discharging scheme is employed which requires
fast clock edges for quantization.
This paper describes the details of the circuit implementa-
tion of the bi-directional discharging scheme presented in [9].
The bi-directional discharging method alleviates the speed
requirements of the counting clock and also centers the output
of the opamp used in the quantizer. The reduced counting
clock speed will in turn result in lower power consumption
in the digital part as well as the zero-crossing detector. The
symmetrical behavior of the opamp will reduce the harmonics
caused by non-linearity of the opamp compared to the uni-
directional case. To further reduce the power consumption
of the zero-crossing comparator, a polarity-dependent offset
injection has been proposed and analyzed.2
This paper is organized as follows. In Section II, a
brief background on the noise-shaped integrating quantizer is
provided. Section III presents the bi-directional discharging
scheme and its advantages over the uni-directional discharging
scheme. Section IV deals with employing this ADC as the
quantizer of a delta-sigma loop and discusses the design of
the implemented prototype modulator. Finally, measurement
results are provided in Section V followed by conclusions in
Section VI.
II. INTEGRATING QUANTIZERS
A. Traditional & Noise-Shaped Dual-Slope ADCs
The concept of the time-based quantizer is similar to that
of the traditional dual-slope ADCs. In the sampling phase of
the traditional discrete-time dual-slope ADC, the input signal
is sampled on the integrating capacitor of an opamp as shown
in Fig. 1(a). In the next phase, the integrating capacitor of the
opamp will be discharged with a ﬁxed current until the output
of the integrator crosses zero (or the common-mode voltage).
This zero crossing is detected by means of a continuous-time
comparator connected to the output of the integrator. As soon
as the output of the comparator detects the zero crossing, the
discharging phase will stop. During the discharging period, a
high-speed clock (ϕcount) is fed to a digital counter and is
incremented. The value stored on this digital counter at the
end of the discharging phase is the quantized representation
of the analog input. The integrator is reset in ϕr to remove
any offset or residue from the previous sample. Fig. 1(b)
illustrates the operation principle of this structure when two
different DC voltages are applied. For the larger voltage (V2),
the discharging will take more time and hence, more edges of
the high-speed clock (counting clock) will be fed to the digital
counter. In this example, V2 represents the digital code D2 = 7
and V1 represents D1 = 3 out of 9 possible quantization levels
(assuming the counting is done at both rising and falling edges
of the counting clock).
To achieve N bits of quantization resolution in this struc-
ture, 2N clock cycles are required (assuming 50% duty-cycle
for sampling and discharging and counting on both rising and
falling edges). In other words, the counting clock speed should
be 2Nfs. Because of such high speed requirements of the
digital circuitry, the application of these types of converters
is often limited to DC or very low frequency measurements.
The performance of these structures can be improved with a
small modiﬁcation in the discharging phase. The input signal
is sampled similar to the traditional case. However, in the
discharging phase, the discharging will continue through the
zero-crossing of the comparator and it will be terminated at
the next edge of the counting clock after the zero-crossing
instance [6].
To analyze the effect of this modiﬁed discharging scheme,
Fig. 2 is provided. As it is shown in this ﬁgure, the time
difference between two adjacent edges of the counting clock
is the LSB in the time domain (LSBT). Hence, the value
being discharged during this time interval will represent the
LSB in the voltage domain (LSBV ). Similarly, the time
difference between the zero crossing and the next edge of
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Fig. 1. a) The traditional discrete-time dual-slope ADC. b) The timing of
the traditional dual-slope ADC for two different DC input signals. In this
example, D1=3 and D2=7 assuming counting is done at both the rising and
falling edges of counting clock.
the counting clock will be the quantization error in the time
domain (qeT(n)) and the extra amount being discharged during
this time is the negative quantization error of the current
sample ( qeV (n)). Since this modiﬁed discharging technique
is repeated for every quantization cycle, at the end of the
previous discharging phase, the value kept at the integrating
capacitor is ( qeV (n 1)). Hence, the value being quantized
in the current sample V1(n) is
V1(n) = X(n)   qe(n   1) (1)
where X(n) is the input signal of the quantizer. The digital
output of the quantizer (Dout(n)) will then be
D(n) = X(n) + qe(n)   qe(n   1). (2)
Taking the Z-transform from (2) results in
D(z) = X(z) + (1   z 1)qe(z) (3)
which shows that a ﬁrst-order high-pass quantization noise
shaping is achieved with this modiﬁed discharging technique.
However, there are two important drawbacks when using uni-
directional discharging. First is the uni-direction discharg-
ing scheme. Since the output of the quantizer is always
charged/sampled in one direction and is discharged in the
opposite direction, careful considerations are needed to make
sure the output of the opamp used in the quantizer always3
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Fig. 2. The details of the modiﬁed discharging scheme. The time difference between two adjacent edges of the counting clock is the LSB in the time domain
(LSBT). Hence, the value being discharged in this time interval will represent the LSB in the voltage domain (LSBV ). The extra amount being discharged
between the zero crossing and the next edge of the counting clock will be the negative quantization error of the current sample.
stays above the comparator reference for the discharging to
take place.
Second drawback is that the uni-directional discharging
scheme will result in an asymmetric behavior of the opamp
outputs in a fully-differential conﬁguration. This is because
the positive output of the opamp should be always discharged
to ground and the negative output of the opamp should be
always discharged to V dd, making it prone to even-order
harmonics [10].
The proposed bi-directional discharging scheme discussed
in the next section not only halves the speed requirement
of the counting clock, but also centers the outputs of the
opamp. Hence, the symmetrical behavior of the opamp will
reduce the harmonics and the reduced counting clock speed
will decrease the digital power consumption as well as the
required hardware.
III. BI-DIRECTIONAL NOISE-SHAPED INTEGRATING
QUANTIZERS
To alleviate the speed requirements of the counting clock
and center the outputs of the opamp, a bi-directional discharg-
ing scheme is proposed [9]. This concept is illustrated in
Fig. 3. The key idea in the proposed scheme is to evaluate
the input polarity at the end of the sampling phase. The
discharging will be done in the opposite direction. In the
ﬁrst sample shown in Fig. 3, the differential output of the
quantizer is positive, hence the discharging will be differen-
tially negative. Since at the beginning of the discharging the
output of the comparator is 1, the discharging will continue
to the ﬁrst edge of the counting clock after the polarity of the
comparator output has changed (becomes 0). In the second
sampling phase, the differential output is negative and hence
the discharging will be in the positive direction. In this case,
the starting polarity of the comparator is 0 and hence the
discharging will continue until the ﬁrst edge of the counting
clock after the polarity of the comparator has changed to 1.
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Fig. 3. The proposed bi-directional discharging scheme. The polarity of
the output of the quantizer is evaluated at the end of the sampling phase.
Depending on this polarity, the direction of the discharging will be set in the
non-overlapping time of the clock phases.
Because the polarity (or MSB) is extracted ﬁrst, this mod-
iﬁcation reduces the speed of the counting clock (for the
same number of bits) by two compared to the traditional
uni-direction discharging. The non-overlapping time between
the sampling and discharging phases (ϕS and ϕD) gives
enough time to set the discharging switches in the proper
direction. Furthermore, the outputs of the opamp are centered
around common-mode and its required swing is reduced.
However, because of the bi-directional discharging, several
other challenges arise which will be discussed in greater detail
throughout this section.
A. Polarity Dependent Quantization Error
Unlike the uni-directional scheme where the discharging is
always done in the same direction, the bi-directional discharg-
ing results in unwanted polarity based offset in the quantization
error. For the positive inputs as shown in Fig. 4(a), the4
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Fig. 4. Polarity dependent quantization error resulted from bi-directional discharging. a) Positive inputs are always discharged down and the quantization
error will be always between 0 and -LSB. b) Negative inputs are always discharged up and the quantization error will be always between 0 and +LSB.
discharging will always be in the negative direction. Since the
quantization error in this case can have values between zero
(or common-mode voltage in differential implementation) and
some value below this voltage (due to the negative discharging
direction), it will be always negative. All possible values of the
quantization error for this case are shown on the bottom axis
of Fig. 4(a) which will range between 0 and  LSB. Similarly,
for the negative valued inputs, the discharging direction will
always be positive and hence the quantization error will range
between 0 and +LSB as shown in Fig. 4(b). As a result,
there will be a polarity dependent error equal to jLSB/2j
added to the quantization error of the loop. In very high-order
modulators where the magnitude of the ﬁltered quantization
noise at the input of the quantizer is larger than the magnitude
of the input signal, this error may appear as a random error
added to the quantization noise, and hence it will mainly
increase the noise ﬂoor. However, in low-order modulators,
this case might not be true and often the maximum signal
magnitude is larger than the maximum magnitude of the
ﬁltered quantization error at the input of the quantizer. Thus,
this error will become strongly signal dependent and will cause
tones to appear at the output. Hence, this signal dependent
LSB/2 offset needs to be corrected.
To solve this problem, one can shift the quantization error
by LSB/2 based on the discharging direction after the quan-
tizer has resolved. If the discharging is negative (MSB = 1),
a half-LSB should be added to the stored quantization error
and vice-versa. The shifted curve is shown in Fig. 5. Here,
on both sides, the quantization error is distributed between
 LSB/2 and +LSB/2. Hence, the potential for increased
noise ﬂoor and tones is eliminated.
B. Middle-Edge Adjustment of the Quantizer
To form mid-tread quantization steps (to match the front-
end DAC of the modulator which is often implemented with
a mid-tread coding scheme), the ﬁrst edge of the counting
clock needs to be shifted. The similarity between the voltage
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Fig. 5. The shifted quantization error curve. Although the quantization error
is distributed properly between LSB=2 but the middle code (0) is repeated.
quantization steps and the proposed bi-direction quantizer are
shown in Fig. 6. On the bottom, the quantization steps of
an M-level quantizer is shown. This is mapped to a time
quantization shown on the top. Each half of the voltage
quantization is selected by the polarity of the MSB (direction).
If direction : P meaning MSB = 1, the time mapped
equivalent represents the positive side of the quantization
curve. Similarly, if direction : N meaning MSB = 0, this
time mapped equivalent will represent the negative side of
this quantization curve. The middle-edge of the quantization,
however, is shared between the positive side and negative side
of the voltage quantization curve. To map this correctly into
the time domain equivalent, the ﬁrst edge of the counting clock
should come LSBT/2 after the starting of the discharging
phase (instead of LSBT). If the zero-crossing occurs in
this interval, the output code will be only 100    0 in
either selected directions. With this modiﬁcation, canceling
the LSB/2 shift described in the above section will result in a
correct quantization noise distribution between  LSB/2 and
+LSB/2 for all the quantization steps and the middle code
is also corrected.
C. Small Input Case (Direction Detection Error)
So far, the assumption has been that the signal at the
quantizer has settled with enough accuracy that the direction
can be evaluated properly. However, if the input signal is
very small or the settling is not completed by the end of the5
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Fig. 6. Middle edge adjustment for the bi-directional discharging scheme.
For a mid-tread quantization, the ﬁrst edge of the counting clock should be
LSBT=2 away from the starting point of the discharging phase.
sampling phase, there is a possibility of direction detection
error. This case is illustrated in Fig. 7. In the ﬁrst sampling
phase, the case of correct direction reading is illustrated. The
input signal is positive and very small in amplitude. The
direction is positive and hence the discharging will be in
the negative direction. Soon after the discharging has started,
the input signal will become negative. Since the polarity has
changed, at the ﬁrst edge of the counting clock the discharging
will be terminated. The output code will be 1000 because the
polarity change is most likely to happen before the ﬁrst edge
of the counting clock. The amount of the stored quantization
is
qE(n) = Vout+   Vout   
LSB
2
(4)
The half-LSB polarity correction in this case will cancel
 LSB/2 which will yield
qE(n) = Vout+   Vout  (5)
However, in the next sampling phase, with the same small
positive input, the direction is incorrectly detected as negative.
As soon as the discharging starts in the incorrect direction, the
input becomes more and more positive, hence the polarity of
the comparator will change and discharging will be terminated
at the next edge of the counting clock. In this case, the digital
code will be 100    0 similar to the previous case. However,
the stored quantization error is different
qE(n + 1) = Vout    Vout+ +
LSB
2
 (6)
Since the discharging direction is different from the previous
phase, in this case the half-LSB polarity correction will aim
to cancel +LSB/2 which will result in
qE(n + 1) = Vout    Vout+. (7)
In other words, the error in reading the direction will cause
opposite polarity of the quantization error to be stored in the
quantizer. This error will be subtracted from the next sample
in order to compensate and correct in the long-term averaging
(fundamental concept of noise-shaping structures). As shown
in (7) the stored error is small since it is equal to the input
signal, which must be very small in order to cause polarity
detection error.
D. Comparator Delay & Polarity Dependent Offset Injection
The direction detection polarity change is utilized with a
continuous-time comparator. Due to the limited bandwidth
of the comparator, there will be a ﬁnite time delay between
the common-mode crossing and the polarity change of the
comparator. Unlike the comparator based circuits [11], in this
structure the crossing always happens at the same instance
(common-mode). Hence, the signal dependent portion of the
comparator delay is negligible [12]. Thus, the main portion of
the delay induced error will consist of the comparator noise
and bandwidth limitation. To analyze the effect of this delay,
one should analyze it in two different cases.
The ﬁrst case is when the common-mode crossing happens
right after one of the counting clock edges, as depicted in
Fig. 8(a). In this scenario, the comparator will have enough
time to change polarity before the next edge of the counting
clock. At the rising (or falling) of the next edge of the counting
clock, the output of the comparator will be checked and the
discharging will be terminated. Hence, the comparator delay
and noise will have no effect on the performance.
However, if this crossing happens right before one of the
counting clock edges, as depicted in Fig. 8(b), then the
comparator will not have sufﬁcient time to respond and will
miss the ﬁrst edge after the zero crossing. The discharging will
continue to the next edge after that. Hence, one more edge of
the counting clock will be counted in the ﬁnal digital output.
However, at the same time, the quantization error stored on the
feedback capacitor of the quantizer will be decreased/increased
and will aim to compensate for this decision error in the next
samples. Hence, the error caused by the comparator delay
will be shaped by both the quantizer and the loop ﬁlter. The
worst case effect of the comparator delay can be modeled and
approximated by increasing the maximum amplitude of the
quantization error from jLSB/2j to
MaxjqE modifiedj =
LSBV
2
+
τD
TS
 2Vref (8)
where τD and Vref denote the comparator delay and the full-
scale of discharging, respectively. The second term in (8)6
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Fig. 7. The case of direction detection error. In the ﬁrst sampling phase, the direction is properly evaluated. However, in the second sampling phase, the
direction evaluation is incorrect.
shows the increased quantization error due to the comparator
delay. Replacing the LSBV with LSBT results in
MaxjqE modifiedj = (
LSBT/2 + τD
TS
)  2Vref (9)
In order to avoid any missing codes and performance loss
due to the increased amount of quantization error, the com-
parator delay should be less then LSBT/2, which demands
large power consumption. To reduce the need for extra power,
a polarity dependent offset injection is proposed. The key
idea is to change the common-mode crossing value with
respect to the discharging direction. If the discharging is in
the negative (down) direction, a positive offset is injected
into the comparator reference. The comparator will now begin
transitioning Voffset above the common-mode crossing as de-
picted in Fig. 8(c). This gives enough time for the comparator
to change its output polarity by the time the output of the
comparator has reached the common-mode voltage. Similarly,
if the discharging is in the positive (up) direction, a negative
offset is injected as depicted in Fig. 8(d). In this case, the
maximum quantization error will be
MaxjqE modifiedj = (
LSBT/2 + τD   τoffset
TS
)  2Vref
(10)
where τoffset denotes the effective added offset in the time-
domain. As discussed above, the effective error resulting from
the comparator delay will be suppressed both by the loop
ﬁlter and the quantizer, so this offset injection does not need
to be very accurate and as long as it cancels some portion
of the comparator delay, the performance will improve. The
further the offset injection pushes the comparator delay to
0 (τD   τoffset  0), the more the behavior will approach
ideal. Even if the offset overcorrects the comparator delay to
small but negative delay (τD   τoffset = τover correct < 0),
the performance will not be signiﬁcantly affected, as long as
jτover correctj << LSBT/2. In practice, the offset injected
between the positive and negative directions will not be fully
symmetric, but this effect is strongly suppressed by the large
gain of the loop ﬁlter placed before the quantizer.
Since the direction is read at the end of the sampling
phase, the non-overlapping time of the clock phases can be
used to inject the offset in the desired direction. During the
sampling phase where the direction will be read, no offset is
injected. The comparator is always connected to the output
of the integrator and continuously monitoring its output. This
will give the comparator enough time to resolve to a proper
direction if the settling of the integrator is completed by the
end of this phase.
IV. NOISE-SHAPED QUANTIZER IN DELTA-SIGMA LOOP
The proposed quantizer is used in a second-order low-
distortion structure as shown in Fig. 9. An active-adder is used
to sum the input signal and the outputs of the ﬁrst and second
integrators. Since the voltage on the active adder at the end of
the sampling phase is stored on the feedback capacitor of the
opamp, it can be simply discharged (via a resistor or a current
source) using the proposed bi-directional discharging scheme.
A single comparator is needed to detect the common-mode
crossing. In this fashion, not only the ﬂash ADC is removed
and an extra order of noise shaping is achieved, but also all
the capacitive loading of the multi-bit ﬂash ADC is replaced
by a single comparator. Hence, the active adder also beneﬁts
from reduced loading and can be operated with lower power
consumption.
Furthermore, this technique extracts the quantization error
directly in analog and time domains as illustrated in Fig. 2.
This quantization error can be used in different loop architec-
tures such as the MASH structure [14][15] or time-interleaved
noise-coupled structures [16][17], without the need for an extra
DAC to extract this quantization error. The rest of this section
discusses the implementation of the proposed quantizer in a
delta-sigma modulator loop.7
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A. Bi-Directional Single-Slope Noise-Shaped Quantizer
The schematic of the implemented DT modulator and
quantizer is shown in Fig. 9. Instead of using a high-speed
clock for counting, a simple DLL is used to generate ﬁve clock
edges by means of a multiple output voltage-controlled delay
line (VCDL) to be used for the digital counter. Since the MSB
(direction) is resolved ﬁrst, these 5 edges will result in a total
of 9 quantization levels. The ﬁrst edge is spaced LSBT/2
from the start of ϕD and the rest of the edges are equally
spaced by LSBT to create a uniform mid-tread quantizer.
In the sampling phase (ϕS) the input signal and the outputs
of the loop ﬁlter are sampled and stored on the feedback
capacitor of the active-adder. At the end of this phase, the
direction is evaluated by the comparator. At the falling edge
of ϕS, a D-ﬂip-ﬂop (DFF) reads the output of the comparator.
This will be the Direction and will set the proper switches
for the discharging and also selects the polarity of the offset
injection for the comparator delay cancelation. During the
discharging phase, the output of the comparator is evaluated
by means of ﬁve DFFs, each operated by one of the delayed
versions of the discharging phase. First, at the rising of E1,
the output of the comparator will be checked. If the output
polarity of this DFF is different from the Direction, then
the discharging will be stopped. If not, the output of the
comparator will be checked again at the rising edge of E2
and so on.
After the discharging phase, the quantization error stored
on the feedback capacitor has LSB/2 offset based on the
discharging direction. This will affect the next discharging
phase and it needs to be corrected by employing another set
of resistors which will add or subtract LSB/2 in the next
sampling phase based on the previous discharging direction.
Hence, before the next discharging cycle, the LSB/2 offset
is removed.
Since the sampling is done in a switched-capacitor fashion
and the discharging is done via a resistive path, there will be
an RC mismatch due to process variation. However, this RC
mismatch will only alter the gain of the quantizer and it will
not affect the linearity of it. To accommodate for possible RC
mismatch, the coefﬁcients of the modulator have been adjusted
to reduce the out-of-band gain [19] to tolerate 20% mismatch
between the sampling gain and the discharging gain. This is
done by choosing the integrator coefﬁcients as α = 0.5 and
β = 1.25, resulting in the overall noise transfer function (NTF)
of
NTF(z) =
(1   z 1)3
1   z 1 + 0.625z 2 (11)8
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and half-LSB compensation are utilized via a resistive discharging. The discharging detection uses ﬁve delayed version of the discharging phase for counting.
Each edge triggers one D-ﬂip-ﬂop which will evaluate the output of the comparator.
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Fig. 10. The CT comparator used to detect direction and polarity change.
The current offset is set before the starting of the discharging phase.
which has a pair of complex poles at
z1;2 =
1
2

p
1.5
2
. (12)
and a real pole at z3 = 0.
The front-end switched-capacitor DAC of the modulator
works at the rising edge of ϕS. This leaves only the non-
overlapping time of the clock cycles for the DWA to operate,
which will demand fast logic gates and large power con-
sumption [20]. To extend the timing available for the DWA
operation, as soon as the polarity change has been detected
(the digital output code has been resolved) the output of the
digital counter will be fed to the DWA. The best possible case
is that the polarity changes by the rising edge of E1, which
extends the time for DWA from the rising of E1 to the rising
of the next ϕS. The worst case is when the output polarity
changes at the last edge which is E5. However, note that this
means the output is either code 0 (if the MSB = 0) or 8
(if the MSB = 8) which means regardless of the shifting of
the DWA, all the DAC unit elements are connected to either
positive reference or negative reference. Hence, no shifting is
needed and the DWA can be skipped. Hence, the worst case
available time for the DWA will be between the rising edge
of E4 and the rising edge of ϕS, which is sufﬁcient in the
proposed scheme.
B. Continuous-Time Comparator & Offset Injection
The continuous-time comparator used to detect the direction
and polarity change is shown in Fig. 10. It consists of 3 stages
to achieve high-gain and moderate bandwidth. The offset is
added via a current source at the outputs of the ﬁrst stage9
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Fig. 11. The implemented second-order loop ﬁlter and merged active-adder quantizer. Single-ended version is shown for simplicity (the actual design uses
fully differential implementation).
to avoid extra switching at the inputs of the comparator. The
nominal offset is set to be equal to the comparator delay (based
on simulation). As mentioned before, this offset does not need
to be very accurate and as long as it cancels some portion
of the comparator delay the overall performance will not be
affected. The ﬁnal outputs of the comparator are buffered
using a series of inverters in order to avoid any metastability
problems (not shown in the ﬁgure).
C. Implemented Modulator
The second-order DT loop ﬁlter with the merged active-
adder/quantizer is shown in Fig. 11. This modulator loop is
chosen for simplicity and any other conventional modulator
loop may be used. Single stage NMOS-input opamps with
only NMOS cascode transistors are chosen to satisfy the
minimum gain requirement of 30dB and large available output
swing [21]. The single-ended implementation is illustrated
for simplicity and the actual design uses a fully-differential
implementation. The input signal sampling is done via CMOS
switches on the sampling capacitors. The front-end DAC
shares the capacitors with the input signal to minimize the
KT/C noise. The total input capacitance is 800fF (100fF each
unit element).
V. MEASUREMENT RESULTS
The prototype ADC is fabricated in a 0.18-µm 2-Poly
5-Metal CMOS process. Fig. 12 shows the die photograph of
the fabricated prototype. The active area is 0.44mm2. Fig. 13
shows two measured output spectra. The sampling frequency is
50MHz and oversampling ratio is 24. The out-of-band peaking
is deliberately set to help the stability and to allow larger input
signals to be processed by the loop. These measured spectra
clearly show that a third-order noise shaping is achieved by
employing a second-order loop ﬁlter, indicating the proper
operation of the proposed quantizer.
Fig. 12. Die photograph of the fabricated prototype.
Fig. 14 shows the measured SNR and SNDR versus a
196kHz input signal with varying amplitudes. The maximum
input tolerated by the modulator is about -1.5dBFS resulting
in over 79dB dynamic range.
This modulator achieves 78.2dB peak SNDR and 79.3dB
peak SNR while consuming 1.35mW analog and 1.55mW
digital power from 1.5V analog and digital supplies. The
major portion of the digital power (1.3mW) is consumed by
an over-designed generic clock generator to provide ﬂexibility
in testing with various sampling frequencies. The rest of the
digital power (0.25mW) includes the DLL, digital counter,
DWA and the comparator. The achieved minimal analog power
is a direct result of the extra order of noise shaping and the
elimination of the ﬂash ADC and its large capacitive loading.
The Figure-of-Merit of this prototype is 210fJ/conversion-step.
Table I summarizes the measured performance of the prototype
ADC.
VI. CONCLUSION
A bi-directional noise-shaped integrating quantizer was pre-
sented and the details of its operation and implementation were10
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TABLE I
PERFORMANCE SUMMARY OF THE PROPOSED STRUCTURE.
Supply Voltage 1.5V
Sampling Frequency 50MHz
Oversampling Ratio 24
SNR 79.3dB
SNDR 78.2dB
SFDR 86.3dB
Power Dissipation
1.35mW Analog
1.55mW Digital
Technology 0.18m 2P5M CMOS
Active Area 0.44 mm2
discussed. This quantizer can be easily merged with the active-
adder used in delta-sigma modulators to sum the loop ﬁlter
signals and the input signal. Hence, no extra active element
is required for implementation of the proposed quantizer. This
quantizer not only provides a ﬁrst order quantization noise
shaping, but it also eliminates the need for the ﬂash ADC
and its large parasitic loading. Furthermore, the quantization
error is available in analog domain for further post process-
ing. The proposed quantizer can be used in both discrete-
time and continuous-time loop ﬁlters to enhance the overall
performance.
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